



ADITYA ENGINEERING COLLEGE

An Autonomous Institution

Approved by AICTE • Permanently Affiliated to JNTUK • Accredited by NAAC with 'A' Grade

Recognised by UGC under sections 2(f) and 12(B) of UGC Act, 1956

Aditya Nagar, ADB Road, Surampalem - 533437, Near Kakinada, E.G.Dt., Ph:99498 76662

List of published papers in national/ international conference proceedings during the year 2018

S. No.	Title of the Conference Paper	Page No.
1.	A novel transformerless asymmetrical fifteen level inverter topology for renewable energy applications	1-2
2.	Performance Analysis of a Low Power and High Speed Carry Select Adder	3-4
3.	A Low Cost Microstrip Antenna for UWB Applications	5-6
4.	Leakage current characteristics of 132kV polymeric and porcelain insulator under various polluted conditions	7-8
5.	Kogge Stone Adder with GDI technique in 130nm technology for high performance DSP applications	9-10
6.	Characterization and spectroscopic studies of multi-component calcium zinc bismuth phosphate glass ceramics doped with iron ions	11-12
7.	Role of valence state of vanadium ions on structural and spectroscopic properties of sodium lead bismuth silicate glass ceramics	13-14
8.	Design and implementation of RADIX-8 based 32-bit pipelined multiplier by using CLA	15-16
9.	Image forgery detection for high resolution images using SIFT and RANSAC algorithm	17-18
10.	A Lossy Compression Approach of Compressing Encrypted Images	19
11.	Review of Gas Turbine Blades	20
12.	Comparative Analysis of Multi Carrier PWM 11 level Inverter with Two Modulation Waves	21-22
13.	An agile effort estimation based on story points using machine learning techniques	23-26
14.	PSO algorithm support switching pulse sequence ISVM for six-phase matrix converter-fed drives	27-31



Browse ▾ My Settings ▾ Help ▾

Institutional Sign In

Institutional Sign In

All ▾



ADVANCED SEARCH

Conferences > 2018 Fourth International Con... ?

A Novel Transformerless Asymmetrical Fifteen Level Inverter Topology for Renewable Energy Applications

Publisher: IEEE

Cite This

PDF

S. Chaitanya ; N. Rajanand Patnaik ; Ch. B. A. Raju All Authors

135
Full
Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

More Like This

Capacitor Voltage Balancing for Five-Level Neutral-Point Clamped Inverter using Modified Carrier Waves for Carrier-Based PWM Technique

2019 IEEE 16th India Council International Conference (INDICON)

Published: 2019

Seven-level reduced flying capacitor inverter with improved harmonic distortion using hybrid phase-shifted carrier phase-disposition PWM

IECON 2014 - 40th Annual Conference of the IEEE Industrial Electronics Society

Published: 2014

[Show More](#)

Abstract

Down
PDF

Document Sections

- I. Introduction
- II. Circuit Operation
- III. Multilevel Pulse Width Modulation Technique
- IV. Simulation Analysis
- V. Conclusion

[Show Full Outline](#)

Authors

[Figures](#)[References](#)[Keywords](#)[Metrics](#)[More Like This](#)

Abstract:In the field of medium and high power applications Multilevel Inverter (MLI) topology is an alternative concept. It has the capability to generate the high voltage stairc... [View more](#)

► Metadata

Abstract:

In the field of medium and high power applications Multilevel Inverter (MLI) topology is an alternative concept. It has the capability to generate the high voltage staircase pseudo-sinusoidal waveform with less distortion and high quality. But it requires more number of Switching Components (SC) with complex PWM (Pulse Width Modulation) strategies hence the cost and size of inverter becomes high. So, in view of this authors investigated a novel asymmetrical transformerless MLI topology of fifteen level inverter is presented in this paper, with an attempt of reduction in overall device count (switches, diodes, capacitors, dc voltage sources, etc..) compared to all existing multilevel inverters. The basic structure and operating modes of proposed MLI is explained clearly. It requires seven power switches (IGBT), three diodes and three DC-bus capacitors are required to generate fifteen level 1- Φ voltage. Furthermore, an efficient PWM technique is implemented with seven reference signals whose magnitude is equal to carrier signal. The performance of proposed MLI is accomplished in terms of Total Harmonic Distortion (THD) at modulation index $M=0.9$. The evaluation of MLI is carried out through MATLAB/SIMULINK environment.

Published in: 2018 Fourth International Conference on Advances in Electrical, Electronics, Information, Communication and Bio-Informatics (AEEICB)

Subaru
PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPalem - 533 437

Date of Conference: 27-28 February 2018
INSPEC Accession Number: 18133590
Date Added to IEEE Xplore: 04 October 2018
DOI: 10.1109/AEEICB.2018.8480923
Publisher: IEEE
Conference Location: Chennai, India
▼ ISBN Information:
Electronic
ISBN: 978-1-5386-4606-9
Print on Demand (PoD)
ISBN: 978-1-5386-4607-6

S. Chaitanya
Department of EEE, Govt Engg College, Bharatpur, India

N. Rajanand Patnaik
G. S. Electricals, Vijayawada, AP, India

Ch. B. A. Raju
Department of EEE, AEC, Kakinada, Surampalem, India

Contents

I. Introduction

Now a days MLI's are being accepted to use in power sector due to their improved power rating, less EMI (Electromagnetic interference), better harmonic profile. MLI were invented to overcome problems in two level inverter [1] and are used for medium and high power industrial applications which are Flexible Alternating Current Transmission Systems (FACTS), Renewable Energy Sources (RES), Power Quality (PQ), Drives systems etc., [2].

Authors

S. Chaitanya
Department of EEE, Govt Engg College, Bharatpur, India

N. Rajanand Patnaik
G. S. Electricals, Vijayawada, AP, India

Ch. B. A. Raju
Department of EEE, AEC, Kakinada, Surampalem, India

Figures

References

Keywords

Metrics

IEEE Personal Account

CHANGE
USERNAME/PASSWORD

Purchase Details

PAYMENT OPTIONS
VIEW PURCHASED
DOCUMENTS

Profile Information

COMMUNICATIONS
PREFERENCES
PROFESSION AND
EDUCATION

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 5
Nellore

US & CANADA: +1 800 678
4333

WORLDWIDE: +1 732 981
0060

f in



All



ADVANCED SEARCH

Conferences > 2017 International Conference... ?

Performance Analysis of a Low Power and High Speed Carry Select Adder

Publisher: IEEE

Cite This

PDF

Ombeni Kanze Kennedy ; G. SRIDEVI All Authors

133
Full
Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

More Like This

A review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Published: 2005

High-speed low-power adder with a new logic style: pseudo dynamic logic (SDL)
ICM 2001 Proceedings. The 13th International Conference on Microelectronics.
Published: 2001

Show More

Abstract

Down
PDF

Document Sections

- I. Introduction
- II. 8 Bit CSA Using GDI Technique
- III. 8 Bit Csa Using Gdi And Mtcmos DLATCH
- IV. Simulation Results And Comparison
- V. Conclusion

Abstract:In microprocessors, digital signal processors, various kinds of arithmetic building blocks such as adder/subtractor, multiplier/divider, shifter are required to compute ... [View more](#)

Metadata

Abstract:

In microprocessors, digital signal processors, various kinds of arithmetic building blocks such as adder/subtractor, multiplier/divider, shifter are required to compute binary data. The priority of datapath can be operation speed, low power consumption, area or design time. The most important design goals in many cases are high operation speed and low power consumption. The basic structure in any arithmetic block is an adder circuit. Hence, by optimising the adder circuit, high operation speed and low power consumption can be achieved. Several kinds of adders have been proposed to reduce the worst-case propagation delay from Least significant bit(LSB) to Most significant bit(MSB). The Carry select adder is one of the adder architectures that reduces the carry propagation delay by grouping sub-block of adders. Many techniques can be used to improve the CSA performance as proposed by researchers in previous work that is, by using BEC-1(Binary to excess-1 converter), using D-Latch etc. In this work, the CSA is designed using GDI(Gate diffusion input) technique and using both GDI and MTCMOS D-Latch to achieve better performance as compared to previous work. Mentor Graphics 130nm CMOS Technology is used for simulation. The design of CSA using Both GDI and MTCMOS logic achieved a tremendous improvement in operation speed, power consumption and Transistor count of 92.7%, 99.45% and 58.85% respectively as compared to the conventional CSA.

Authors

Figures

References

Keywords

Metrics

More Like This

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPalem - 533 437

Published in: 2017 International Conference on Current Trends in Computer, Electrical, Electronics and Communication (CTCEEC)

Date of Conference: 08-09 September 2017
INSPEC Accession Number: 18075962

Date Added to IEEE Xplore: 06 September 2018
DOI: 10.1109/CTCEEC.2017.8454915

Publisher: IEEE

▼ ISBN Information:

Conference Location: Mysore, India

Electronic

ISBN:978-1-5386-3243-7

Print ISBN:978-1-5386-3242-0

CD:978-1-5386-3240-6

DVD ISBN:978-1-5386-3241-3

Print on Demand(PoD)

ISBN:978-1-5386-3244-4

Ombeni Kanze Kennedy

Department of Electronics and Communication Engineering, Aditya Engineering College, Andrapradesh, India

G. SRIDEVI

Department of Electronics and Communication Engineering, Aditya Engineering College, Andrapradesh, India

≡ Contents

I. Introduction

Over the last few decades, phenomenal growth has occurred in the electronic industry mainly due to rapid advances in the large-scale system design and integration technologies [1]. For high-performance and other scientific and engineering applications, digital CMOS ICS have been the driving force behind very-large-scale-integration(VLSI) [1]. The use of integrated circuits in high-performance computing, consumer electronics and Telecommunications has grown at a very fast pace. The driving force for the fast development of this field is typically, the required information and computational power of these applications. Although the Ripple carry adder is the simplest multi-bit adder architecture, the carry signal delay will increase significantly when the number of bits is increased to 32 or 64 bits [1].

Authors

Ombeni Kanze Kennedy
Department of Electronics and Communication Engineering, Aditya Engineering College, Andrapradesh, India

G. SRIDEVI
Department of Electronics and Communication Engineering, Aditya Engineering College, Andrapradesh, India

Figures

References

Keywords

S. S. S.

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437



Browse ▾ My Settings ▾ Help ▾

Institutional Sign In

Institutional Sign In

All ▾

Q

ADVANCED SEARCH

Conferences > 2017 International Conference...

A Low Cost Microstrip Antenna for UWB Applications

Publisher: IEEE

Cite This

PDF

Omberni Kanze Kennedy All Authors

48
Full
Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

More Like This

A microstrip-fed ultra-wideband antenna with dual band-notch characteristics

2016 39th International Conference on Telecommunications and Signal Processing (TSP)

Published: 2016

Slit Loaded Circular Ultra Wideband Antenna for Band Notch Characteristics

2019 National Conference on Communications (NCC)

Published: 2019

Show More

Abstract



Document Sections

- I. Introduction
- II. Antenna Design
- III. Results And Discussion
- B. VSWR and Bandwidth
- V. Conclusion

Authors

Figures

References

Keywords

Metrics

More Like This

Abstract: A compact low cost microstrip Patch antenna(MPA) is proposed in this paper. The overall size of the proposed antenna measures 21mm x 14 mm x 1.6 mm. The simulation and an... [View more](#)

Metadata

Abstract:

A compact low cost microstrip Patch antenna(MPA) is proposed in this paper. The overall size of the proposed antenna measures 21mm x 14 mm x 1.6 mm. The simulation and analysis is done using CST Microwave Studio. The antenna parameters such as Bandwidth, input impedance, VSWR, Efficiency, Gain and Radiation pattern are simulated and analysed. The antenna resonates at wide frequency band from 3.11 to 14.254 GHz. Hence, achieving a bandwidth of 11.14GHz and a fractional bandwidth of 128.31%. The antenna is more efficient in the Ultra wide-band frequency band from 3.1 to 10.6 GHz with an average efficiency of 68 percent. The antenna is designed on a low-cost FR-4 substrate which is easily available on the market. The simulated results show that the proposed antenna has a wide range of applications such as WIMAX(3.4 to 3.6 GHz and 3.7 to 4.2 GHz), WiFi 802.11y(3.6 to 3.7), S-band(2 to 4GHz), C-band(4 to 8 GHz), X-band(8 to 12GHz), Ku-band(11.7 to 12.7GHz for downlink).

Published in: 2017 International Conference on Current Trends in Computer, Electrical, Electronics and Communication (CTCEEC)

Date of Conference: 08-09 September 2017
INSPEC Accession Number: 18912254

Date Added to IEEE Xplore: 06 September 2018

DOI: 10.1109/CTCEEC.2017.8454992

Publisher: IEEE

Signature

PRINCIPAL
ABITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

▼ ISBN Information:

Conference Location: Mysore, India

Electronic

ISBN:978-1-5386-3243-7

Print ISBN:978-1-5386-3242-0

CD:978-1-5386-3240-6

DVD ISBN:978-1-5386-3241-3

Print on Demand(PoD)

ISBN:978-1-5386-3244-4

Ombeni Kanze Kennedy

Department of Electronics and Communication Engineering, Aditya Engineering

College, Andrapradesh, India

☰ Contents

I. Introduction

In wireless communication systems, one of the main objectives is the design of wide-band, or even multiband, low profile, small antennas. Applications of such antennas include, but are not limited to, personal communication systems, small satellite communication terminals, unmanned aerial vehicles, and many more.

Authors

Ombeni Kanze Kennedy

Department of Electronics and Communication Engineering, Aditya

Engineering College, Andrapradesh, India

Figures

References

Keywords

Metrics

IEEE Personal Account

CHANGE
USERNAME/PASSWORD

Purchase Details

PAYMENT OPTIONS
VIEW PURCHASED
DOCUMENTS

Profile Information

COMMUNICATIONS
PREFERENCES
PROFESSION AND
EDUCATION
TECHNICAL INTERESTS

Need Help?

US & CANADA: +1 800 678
4333
WORLDWIDE: +1 732 981
0060
CONTACT & SUPPORT

Follow

f in t

About IEEE Xplore | Contact Us | Help | Accessibility | Terms of Use | Nondiscrimination Policy | IEEE Ethics Reporting | Sitemap
Privacy & Opting Out of Cookies

A not-for-profit organization, IEEE is the world's largest technical professional organization dedicated to advancing technology for the benefit of humanity.

© Copyright 2022 IEEE - All rights reserved

IEEE Account

» Change Username/Password

Purchase Details

» Payment Options

Profile Information

» Communications Preferences

Need Help?

» US & Canada: +1 800 678 4333



Browse ▾ My Settings ▾ Help ▾

Institutional Sign In

Institutional Sign In

All



ADVANCED SEARCH

Conferences > 2017 IEEE International Confe... ?

Leakage current characteristics of 132kV polymeric and porcelain insulator under various polluted conditions

Publisher: IEEE

Cite This

PDF

S Sudhakar Rasamsetti; N Sumathi All Authors

1
Paper
Citation253
Full
Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

Abstract

Document Sections

- I. Introduction
- II. Experimental Evaluation
- III. Experimental Arrangement and Procedure
- IV. Leakage Current Characteristics
- V. Relation Between Applied Voltage and Leakage Current

Show Full Outline

Authors

Figures

References

Citations



Down

PDF

Abstract: In this paper, it was proposed to measure the leakage current experimentally on four samples of polymeric and porcelain insulators of 132kV with and without some practical... [View more](#)

► Metadata

Abstract:

In this paper, it was proposed to measure the leakage current experimentally on four samples of polymeric and porcelain insulators of 132kV with and without some practically available pollutants in the environment such as salt, urea and cement etc. and also compared the performance of both type of insulators when different pollutions are present on the insulator surface. The experimental analysis shows that the leakage current was more in porcelain insulator when compared with polymeric insulator. But in this experiment we observed that, the leakage current in Urea coated Porcelain insulator was more than the urea coated Polymeric insulator.

Published in: 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI)

Date of Conference: 21-22 September 2017 **INSPEC Accession Number:** 17860682

Date Added to IEEE Xplore: 21 June 2018 **DOI:** 10.1109/ICPCSI.2017.8391967

Publisher: IEEE

More Like This

Leakage Current Patterns on Artificially Polluted Porcelain and Polymer Insulator
2006 IEEE 8th International Conference on Properties & applications of Dielectric Materials
Published: 2006

Mathematical Morphology aided Random Forest Classifier based High Voltage Porcelain Insulator Contamination level Classification
2020 IEEE Region 10 Symposium (TENSYP)
Published: 2020

[Show More](#)

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 510 431

Keywords

Metrics

More Like This

▼ ISBN Information:

Electronic

ISBN:978-1-5386-0814-2

Print ISBN:978-1-5386-0813-5

CD:978-1-5386-0812-8

Print on Demand(PoD)

ISBN:978-1-5386-0815-9

Conference Location: Chennai, India

S Sudhakar Rasamsetti

EEE Department, Aditya Engineering College(A), India

N Sumathi

EEE Department, JNTUK, Kakinada, India

☰ Contents

I. Introduction

Ever since man was able to generate electricity in significant quantity (circa 1880), sufficiently robust insulators have been used for power transportation [1]. Polymer insulators were first developed in the 1950s to replace conventional ceramic insulators. They were not, however, available until the 1960s because of initial design flaws. These insulators are generally constructed of fiberglass reinforced polymer rods and a polymer housing. Developed in Europe, the first polymer insulators produced flashover, tracking, and general line drop problems due to flaws that developed in the polymers that were used. The high voltage insulators eventually succumbed to cracking or shedding of the polymer housing, known as chalking [2].

Authors

S Sudhakar Rasamsetti

EEE Department, Aditya Engineering College(A), India

N Sumathi

EEE Department, JNTUK, Kakinada, India

Figures

References

Citations

Keywords

Metrics

IEEE Personal Account

CHANGE

USERNAME/PASSWORD

Purchase Details

PAYMENT OPTIONS

VIEW PURCHASED
DOCUMENTS

Profile Information

COMMUNICATIONS
PREFERENCES

PROFESSION AND
EDUCATION

TECHNICAL INTERESTS

Need Help?

PRINCIPAL
ADITYA ENGINEERING COLLEGE
US & CANADA: +1 800 678
4333 SURAMPalem - 533 437

WORLDWIDE: +1 732 981
0060

CONTACT & SUPPORT

Scheduled System Maintenance



On Saturday, August 6, single article purchase and account management functions will be unavailable from 6:00 AM - 3:00 PM ET. We apologize for any inconvenience.

IEEE.org

IEEE Xplore

IEEE SA

IEEE Spectrum

More Sites

SUBSCRIBE

SUBSCRIBE

Cart

Create

Personal



Account

Sign In



Browse

My Settings

Help

Institutional Sign In

Institutional Sign In

All



ADVANCED SEARCH

Conferences > 2017 International Conference...

Kogge Stone Adder with GDI technique in 130nm technology for high performance DSP applications

Publisher: IEEE

Cite This

PDF

Bujjibabu Penumutchi ; Satyanarayana Vella ; Harichandraprasad Satti All Authors



5
Paper
Citations

415
Full
Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

More Like This

Low power arithmetic units using pass logic
Proceedings Fourth International
Conference/Exhibition on High Performance
Computing in the Asia-Pacific Region
Published: 2000

Control loop for optimization of power
consumption in VLSI designs
ISCAS 2001. The 2001 IEEE International
Symposium on Circuits and Systems (Cat.
No.01CH37196)
Published: 2001

Show More

Abstract



Down

PDF

Document
Sections

- I. Introduction
- II. Kogge Stone Adder (KSA) Design
- III. GDI Technic
- IV. Conclusion

Abstract:In VLSI system, the integrated circuit design has modest importance. The important parameters considered for the design of the circuit are power, delay, area and complexi... [View more](#)

Metadata

Abstract:

In VLSI system, the integrated circuit design has modest importance. The important parameters considered for the design of the circuit are power, delay, area and complexity of the circuit. Binary adder is the fundamental element in the digital circuit design viz., multipliers and digital signal processors. Nowadays, extensive research is focused on reducing the power consumption, and delay in the computation. There are different types of adders, but these are not dominant in terms of propagation delay. The adder with less time for computation is preferred in such a high speed applications. So, in order to optimize the delay, parallel prefix adders like Kogge Stone Adder is preferred. It is the fastest adder which focuses on design time and is said to be a good alternative for high performance applications. The speedy nature of Kogge Stone Adder (KSA) is because of minimum logic depth and restricted fan-out. In KSA, parallel advance will give scope to generate fast carry for intermediate stages. Each level generates Propagation Generation (PG) blocks simultaneously. Among all types of 64 bit adders, a KSA has less delay (11.37ns). In this work, a 64 bit GDI logic based KSA schematic is designed by using Mentor Graphics EDA Tool in 130nm Technology. Performance parameters like delay, average power consumption (at various dimensions of

Authors

Figures

References

Citations

Keywords

Metrics

More Like This

ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

Published in: 2017 International Conference On Smart Technologies For
Smart Nation (SmartTechCon)

Date of Conference: 17-19 August
2017

INSPEC Accession Number:
17754768

Date Added to IEEE Xplore: 14 May
2018

DOI:
10.1109/SmartTechCon.2017.8358334

▼ ISBN Information:

Electronic

ISBN:978-1-5386-0569-1

USB ISBN:978-1-5386-0568-4

Print on Demand(PoD)

ISBN:978-1-5386-0570-7

Publisher: IEEE

Conference Location: Bengaluru,
India

Bujjibabu Penumutchi
Dept. of ECE, AEC

Satyanarayana Vella
Dept. of ECE, AEC

Harichandraprasad Satti
Dept. of ECE, AEC

☰ Contents

I. Introduction

An adder is a digital circuit used to get summation as output from the given inputs. In computers and other kinds of processors these summing networks are used in the arithmetic logic units.

Besides, they are also used to calculate addresses, table indices, increment, and decrements operations. The adders can be constructed for different number representations, such as binary-coded decimal or excess-3. The most common adders operate on binary numbers. Though many adders are available, the selection of adder will be based on parameters, viz. area, power consumption and time of computation

Authors ^

Bujjibabu Penumutchi
Dept. of ECE, AEC

Satyanarayana Vella
Dept. of ECE, AEC

Harichandraprasad Satti
Dept. of ECE, AEC

Figures

References

Citations

Keywords

Metrics

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

CURIOSITY CALLS

Explore our Labware solutions

AIP

Conference Proceedings

HOME


BROWSE

MORE ▾

Table of Contents

DAE SOLID STATE PHYSICS SYMPOSIUM 2017

< PREV NEXT >



Conference date: 26-30 December 2017

Location: Mumbai, India

ISBN: 978-0-7354-1634-5

Editors:

Volume number: 1942

Published: Apr 10, 2018

DISPLAY : 20 50 100 all

PRELIMINARY



BROWSE VOLUMES


PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

Home > AIP Conference Proceedings > Volume 1942, Issue 1 > 10.1063/1.5028812

No Access • Published Online: 10 April 2018

Characterization and spectroscopic studies of multi-component calcium zinc bismuth phosphate glass ceramics doped with iron ions

AIP Conference Proceedings 1942, 070014 (2018); <https://doi.org/10.1063/1.5028812>

A. Suneel Kumar¹, T. Narendrudu², S. Suresh³, G. Chinna Ram¹, M. V. Sambasiva Rao¹, Ch. Tirupataiah¹, and D. Krishna Rao^{1,a)}

Hide Affiliations View Contributors

¹Department of Physics, Acharya Nagarjuna University, Nagarjuna Nagar - 522510, A.P., India

²Department of Physics, Aditya Engineering College, Surampalem-533437, A.P., India

³Department of Physics, Gudlavalleru Engineering College, Gudlavalleru-521356, A.P., India

^{a)}Corresponding author: krdhanekula@yahoo.co.in



PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

Scilight

Summaries of the latest breakthroughs
in the **physical sciences**



AIP

Conference Proceedings

HOME

BROWSE

MORE ▼

Table of Contents

DAE SOLID STATE PHYSICS SYMPOSIUM 2017

< PREV NEXT >



Conference date: 26-30 December 2017

Location: Mumbai, India

ISBN: 978-0-7354-1634-5

Editors:

Volume number: 1942


Published: Apr 10, 2018

DISPLAY : 20 50 100 all

PRELIMINARY



BROWSE VOLUMES


PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPalem - 533 437

Role of valence state of vanadium ions on structural and spectroscopic properties of sodium lead bismuth silicate glass ceramics

AIP Conference Proceedings 1942, 070016 (2018); <https://doi.org/10.1063/1.5028814>

M. V. Sambasiva Rao^{1,a)}, Ch. Tirupataiah¹, A. Suneel Kumar¹, T. Narendrudu², S. Suresh³, G. Chinna Ram¹, and D. Krishna Rao¹

Hide Affiliations View Contributors

¹Department of Physics, Acharya Nagarjuna University, Nagarjuna Nagar - 522510, A.P., India

²Department of Physics, Aditya Engineering College, Surampalem-533437, A.P., India

³Department of Physics, Gudlavalleru Engineering College, Gudlavalleru-521356, A.P., India

^{a)}Corresponding author: mvsr.physics@gmail.com


PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437



Browse ▾ My Settings ▾ Help ▾

Institutional Sign In

Institutional Sign In

All



ADVANCED SEARCH

Conferences > 2017 2nd International Confer... ?

Design and implementation of RADIX-8 based 32-bit pipelined multiplier by using CLA

Publisher: IEEE

Cite This

PDF

Vadapalli SivaCharanKumar ; Penumatchi Bujjibabu All Authors



Alerts

Manage Content Alerts

Add to Citation Alerts

1
Paper
Citation224
Full
Text Views

More Like This

The Effect of Multi-Bit Correlation on the Design of Field-Programmable Gate Array Routing Resources

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Published: 2011

Some modular adders and multipliers for field programmable gate arrays

Proceedings International Parallel and Distributed Processing Symposium

Published: 2003

Show More

Abstract



Document Sections

- I. Introduction
- II. Modified Designarchitecture
- III. Performance Analysis and Functional Verification
- IV. Conclusion

Abstract: Arithmetic operations play a crucial role in signal processing applications, micro processors, and micro controllers. Multiplication operation is widely used in Digital S... [View more](#)

Metadata

Abstract:

Arithmetic operations play a crucial role in signal processing applications, micro processors, and micro controllers. Multiplication operation is widely used in Digital Signal Processing (DSP) modules like Infinite Impulse Response (IIR) filters, Finite Impulse Response (FIR) filters, Discrete Fourier Transform (DFT), Fast Fourier Transform (FFT), Discrete Cosine Transform (DCT) and etc. Existed design generating partial products using RADIX-4 Modified Booth Encoding (MBE) and partial products addition is done by using Wallace tree approach with Carry Save Adder (CSA). Now we modify above design, RADIX-4 MBE is replaced with RADIX-8 MBE for partial products generation and Wallace CSA tree is replaced with CLA tree for partial products addition. In both designs pipelining technique is involved. Performance comparison between existed RADIX-4 pipelined multiplier and RADIX-8 pipelined multiplier with above addition approaches, the modified method yields considerable moderate critical path delay, area and 35% reduced the power consumption. Modified design is implemented in XILINX 14.7 with FPGA technology XC3S500E-FG320-5.

Authors

Figures

References

Citations

Keywords

Metrics

More Like This

Published in: 2017 2nd International Conference on Communication and Electronics Systems (ICCES)

Date of Conference: 19-20 October INSPEC Accession Number:

PRINCIPAL

ADITYA ENGINEERING COLLEGE
SURAMPalem - 533 437

Date Added to IEEE Xplore: 22 March 2018 DOI: 10.1109/CESYS.2017.8321208

Publisher: IEEE

▼ ISBN Information:

Electronic

ISBN:978-1-5090-5013-0

DVD ISBN:978-1-5090-5012-3

Print on Demand(PoD)

ISBN:978-1-5090-5014-7

Conference Location: Coimbatore, India

Vadapalli SivaCharanKumar

ECE Department, Aditya Engineering College, Andhrapradesh

Penumatchi Bujjibabu

ECE Department, Aditya Engineering College, Andhrapradesh

Contents

I. Introduction

A binary multiplier is an electronic circuit used in digital electronics, such as a computer, to multiply two binary numbers. It is built using binary adders. A variety of computer arithmetic techniques can be used to implement a digital multiplier. Advanced consumer electronics make wide use of Digital Signal Processing (DSP) providing accelerators for the domains of communications, general, military purpose systems. In DSP applications carry out a large number of arithmetic operations as their implementation based on computationally intensive kernels, such as Discrete Fourier Transform (DFT), Fast Fourier Transform (FFT), Infinite Impulse Response (IIR) and Finite Impulse Response (FIR). DSP system performance can be evaluated by the design allocation and architecture of arithmetic units. Recent research activities in the field of optimized arithmetic operations are grown up. Data transfer in different digital modules is done by the arithmetic operations (sub modules). One of the important sub modules is multiplier. Different multiplier designs were introduced to enhancing more efficient implementations of DSP algorithms. Several approaches have been proposed to optimize the performance of the multiplier operation in terms of area, power consumption. This can be done by placing of arithmetic units like multiplier. Many DSP applications can be implemented based on multiplier operation.

Authors

Vadapalli SivaCharanKumar

ECE Department, Aditya Engineering College, Andhrapradesh

Penumatchi Bujjibabu

ECE Department, Aditya Engineering College, Andhrapradesh

Figures

References

Citations

Keywords

Signature
PRINCIPAL

ADITYA ENGINEERING COLLEGE
SURAMPALAM - 533 437



Browse ▾ My Settings ▾ Help ▾

Institutional Sign In

Institutional Sign In

All



ADVANCED SEARCH

Conferences > 2017 2nd International Confer... ?

Image forgery detection for high resolution images using SIFT and RANSAC algorithm

Publisher: IEEE

Cite This

PDF

Gonapalli Ramu ; S. B. G. Thilak Babu All Authors

3
Paper
Citations348
Full
Text Views

Alerts

Manage Content Alerts

Add to Citation Alerts

More Like This

Tensored Generalized Hough Transform for Object Detection in Remote Sensing Images
IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing
Published: 2020

Object detection in the images in industrial process control systems based on salient points of wavelet transform analysis
2016 2nd International Conference on Industrial Engineering, Applications and Manufacturing (ICIEAM)
Published: 2016

Show More

Abstract



Document Sections

- I. Introduction
- II. Related Work
- III. Proposed Algorithm
- IV. Results
- V. Conclusion

Abstract: Cloning (copy-move forgery) is a malicious tampering attack with digital images where a part of image is copied and pasted within the image to conceal the important detail... [View more](#)

Metadata

Abstract:

Cloning (copy-move forgery) is a malicious tampering attack with digital images where a part of image is copied and pasted within the image to conceal the important details of image without any obvious traces of manipulation. This type of tampering attacks leaves a big question of authenticity of images to the forensics. Many techniques are proposed in the past few years after powerful software's are developed to manipulate the image. The proposed scheme is involved with both the block based and feature point extraction based techniques to extract the forged regions more accurately. The proposed algorithm mainly involves in matching the tentacles of same features extracted from each block by computing the dot product between the unit vectors. Random Sample Consensus (RANSAC) algorithm is used to extract the matched regions. The experimental result of the algorithm which is proposed indicates that, it can extract more accurate results compared with existing forgery detection methods.

Authors

Figures

References

Citations

Keywords

Metrics

More Like This

Published in: 2017 2nd International Conference on Communication and Electronics Systems (ICCES)

Date of Conference: 19-20 October 2017

INSPEC Accession Number: 17650727

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

Date Added to IEEE Xplore: 22 March 2018 DOI: 10.1109/CESYS.2017.8321205

Publisher: IEEE

▼ ISBN Information:

Electronic

ISBN:978-1-5090-5013-0

DVD ISBN:978-1-5090-5012-3

Print on Demand(PoD)

ISBN:978-1-5090-5014-7

Conference Location: Coimbatore,
India

Gonapalli Ramu
Aditya Engineering College, Surampalem, Kakinada

S. B. G. Thilak Babu
Aditya Engineering College, Peddapuram, Andhra Pradesh, IN

☰ Contents

I. Introduction

Considering the popularity of digital images, image processing software technology also increased rapidly. This software's made the image manipulation easier. Majority considered passive tempering techniques are cloning, where a part or several regions of image is copied and they are pasted on the chosen regions. This type of Signaturing technique is used with scaling or compressing techniques on the copied part of image and in some conditions to make the forgery more efficient noise is also added with an intention to cover some evidences on the image. The existing techniques to detect the forged regions are block based and feature point based algorithms.

Authors

Gonapalli Ramu
Aditya Engineering College, Surampalem, Kakinada

S. B. G. Thilak Babu

Aditya Engineering College, Peddapuram, Andhra Pradesh, IN

Figures

References

Citations

Keywords

Metrics

IEEE Personal Account

CHANGE
USERNAME/PASSWORD

Purchase Details

PAYMENT OPTIONS
VIEW PURCHASED
DOCUMENTS

Profile Information

COMMUNICATIONS
PREFERENCES
PROFESSION AND
EDUCATION
TECHNICAL INTERESTS

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 522400

US & CANADA: +1 800 678
4333

WORLDWIDE: +1 732 981
0060

CONTACT & SUPPORT

f in v

A Lossy Compression Approach of Compressing Encrypted Images

S.V.V.D.Jagadeesh¹, K. Raja Sravan Kumar²

^{1,2}Dept. of IT, Aditya Engineering college., Surampalem, E.G.dt,AP, (India)

ABSTRACT

In this paper proposing a novel scheme of compressing encrypted images. In the encryption phase, the original pixel values are masked by a modulo-256 addition with nonrandom numbers that are derived from a secret key. After decomposing the encrypted data into a down sampled subimage and several data sets with a multiple-resolution construction, an encoder calculates the subimage and the Hadamard coefficients of each data set to reduce the data amount. Then, the data calculates subimage and coefficients are regarded as a set of bitstreams. Because of the hierarchical coding mechanism, the principal original content with higher resolution can be reconstructed when more bitstreams are received.

Keywords: Hadamard transform, image compression, image encryption, scalable coding.

1. INTRODUCTION

In recent years, encrypted signal processing has motivated to considerable research interests [1]. The discrete Fourier transform and adaptive filtering can be implemented in the encrypted domain based on the homomorphic properties of a cryptosystem [2], [3], and a composite signal representation method can be used to reduced the size of encrypted data and computation complexity [4]. In joint encryption and data hiding, a part of significant data of a plain signal is encrypted for content protection, and the remaining data are used to carry the additional message for copyright protection [5], [6]. With some buyer-seller protocols [7], [8], the fingerprint data are embedded into an encrypted version of digital multimedia to ensure that the seller cannot know the buyer's watermarked version while the buyer cannot obtain the original product on template base process. A number of works on compression encrypted images have been also presented. When a sender encrypts an original image for privacy protection, a channel provider without the knowledge of a cryptographic key and original content may be given to reduce the data amount due to the limited channel resource. In [9], the compression of encrypted data is looked into with the theory of source coding with side information at the decoder, and it is pointed out that the performance of compressing encrypted data may be as good as that of compressing non-encrypted data in theory. Two practical approaches are also given in [9]. In the first one, the original binary image is encrypted by adding a pseudorandom string, and the encrypted data are compressed by finding the syndromes of *low-density parity-check* (LDPC) channel code. In the second one, the original Gaussian sequence is encrypted by adding an independent identically distributed Gaussian sequence, and the encrypted data are quantized and compressed as the syndromes of trellis code. While Schonberg *et al.* [10] study the compression of encrypted data for memoryless and hidden Markov sources using LDPC codes, Lazzeretti and Barni [11] present several lossless compression methods for encrypted gray and color images

397 | Page
PRINCIPAL

REVIEW OF GAS TURBINE BLADES

Mohammad Hussain¹, P.Harichandra Prasad², K Prudhvi Ravikumar³

¹ Assistant Professor, Aditya Engineering College, Surampalem

² Assistant Professor, Aditya Engineering College, Surampalem

³ Assistant Professor, Aditya Engineering College, Surampalem

HIGHLIGHTS:

The different cooling systems used for cooling turbine blade.

Methods adopted for the design of turbine blades.

Loads effecting the performance of the turbine blade.

Different coating materials preferred for protecting the blade.

ABSTRACT

Now a day's gas turbine engines have skills a couple of application ranging from land headquartered vigour vegetation to ship and plane propulsions for the period of the last decades the research carried out on the blades ended in the design of engine with the potential to sustain higher combustion temperatures, as a consequence acquiring a huge augmentation of efficiency and efficiency. These success have been possible more often than not by the use of novel materials and by way of the development of more effective systems. A turbine blade is the individual aspect which makes up the turbine element of a gas turbine. The blades are liable for extracting vigour from excessive temperature, excessive pressure fuel produced by way of the combustion. Extraordinary parameters which impact the execution of blades are coating substances, cooling techniques; channels made on the blade are studied in the paper and the popular stipulations to conquer these challenges like the life time of the blade, immoderate oxidization and erosion, and the thermal stress. The assessment paper gives the transient suggestion related to the turbine blades and explanations to decide upon turbine blade for required purpose.

Keywords: gas turbine blades, cooling system, coatings, blade loads, blade Design.

1.INTRODUCTION

1.1 Cooling systems

1. Gas plants are being viewed to develop as the essential alternative for future power emphasis strategies, because of the reality of their high fuel change successfully and brought down energy new discharge expense the present cooling procedures for high strain gas turbine sharp edges involve a combo of interior cooling (constrained convection impingement) and outside (film cooling) arrangement

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437



Browse ▾ My Settings ▾ Help ▾

Institutional Sign In

Institutional Sign In

All



ADVANCED SEARCH

Conferences > 2017 IEEE International Confe... ?

Comparative analysis of multi carrier PWM eleven level inverter with two modulation waves

Publisher: IEEE

Cite This

PDF

B. V. V. L. Kala Bharathi ; V. Srinivasa Rao All Authors



Alerts

Manage Content Alerts

Add to Citation Alerts

More Like This

Space-Vector-Based Hybrid Pulsewidth Modulation Techniques for Reduced Harmonic Distortion and Switching Loss
IEEE Transactions on Power Electronics
Published: 2010

Analytical evaluation of harmonic distortion in PWM AC drives using the notion of stator flux ripple
IEEE Transactions on Power Electronics
Published: 2005

Show More

Abstract



Document Sections

- I. Introduction
- II. Cascaded Multilevel Inverter Topology
- III. Bipolar Modulation Strategies for Cascaded Multilevel Inverter
- IV. Simulation Results
- V. Conclusions

Authors

Figures

References

Citations

Keywords

Metrics

Abstract: Multilevel Inverter is introduced to reduce the switching stress and to obtain the output voltage with multiple steps to achieve the lowest total harmonic distortion (THD... [View more](#)

Metadata

Abstract:

Multilevel Inverter is introduced to reduce the switching stress and to obtain the output voltage with multiple steps to achieve the lowest total harmonic distortion (THD) and improved fundamental VRMS. This paper presents comparison of various methods used for reduction of THD and for improving VRMS. An eleven inverter is triggered by using Bipolar Multicarrier Pulse Width Modulation method, sine and Trapezoidal Amalgamated Rectangular (TAR) references with triangular carriers. There are seven various types of triangular carriers. They are, Phase Disposition, Phase Opposition Disposition, Alternate Phase Opposition Disposition, Carrier Overlapping, Phase Shift and Variable Frequency methods. The Performances measure like, THD, VRMS are evaluated for various modulation indices. Simulation is carried out by using MATLAB/SIMULINK. It is observed that sine reference based PWM method provides lower THD, TAR reference based PWM method provides higher fundamental VRMS output voltage.

Published in: 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI)

Date of Conference: 21-22 September 2017
INSPEC Accession Number: 17860935

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPalem - 533 437

More Like This

Date Added to IEEE Xplore: 21 June 2018 DOI: 10.1109/ICPCSI.2017.8392181

Publisher: IEEE

Footnotes

▼ ISBN Information:

Conference Location: Chennai, India

Electronic

ISBN:978-1-5386-0814-2

Print ISBN:978-1-5386-0813-5

CD:978-1-5386-0812-8

Print on Demand(PoD)

ISBN:978-1-5386-0815-9

B. V. V. L. Kala Bharathi

Department of Electrical and Electronics Engineering Aditya Engineering
College, Surampalem Kakinada, India

V. Srinivasa Rao

Department of Electrical and Electronics Engineering, Aditya Engineering
College, Kakinada, India

☰ Contents

I. Introduction

In the present day scenario private power producers are increasing rapidly to meet the increased demand. In this process, the existing transmission lines are overloaded and lead to unstable system. Due to the meshed topology of transmission lines and the multiplicity of equipment, the planning and operation of power systems have become very complex. Complex studies have been carried out on normal and abnormal performances of a power system, and also in the present and future functioning of a power system. One of the abnormal performances of electrical energy transmission systems refers to the occurrence of contingencies. The contingency analysis is very important when future conditions are uncertain. Thus, contingency based planning reflects good energy management practices and helps to create more resilient power systems. Also, it tends to reduce costs, improve energy efficiency, and expand the range of possible solutions compared with more rigid planning.

Authors ^

B. V. V. L. Kala Bharathi

Department of Electrical and Electronics Engineering Aditya Engineering
College, Surampalem Kakinada, India

V. Srinivasa Rao

Department of Electrical and Electronics Engineering, Aditya Engineering
College, Kakinada, India

Figures v

References v

Citations v

Keywords v

Metrics v

Signature
PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437



Conference proceedings | © 2018

Proceedings of the Second International Conference on Computational Intelligence and Informatics

ICCII 2017

Editors: Vikrant Bhateja, João Manuel R.S. Tavares, B. Padmaja Rani, V. Kamakshi Prasad, K. Srujan Raju

Promotes recent advances and innovations in the disciplines of Computer Science and Information Technology

Presents valuable research, ideas and experiences of scientists and scholars

Discusses about the discoveries in computational intelligence and informatics

Part of the book series: Advances in Intelligent Systems and Computing (AISC, volume 712)

47k Accesses | 91 Citations | 5 Altmetric

Sections

[Table of contents](#)

[About this book](#)

Signature

PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPalem - 533 437



Proceedings of the Second International Conference on Computational Intelligence and Informatics pp 209–219

An Agile Effort Estimation Based on Story Points Using Machine Learning Techniques

Ch. Prasada Rao , P. Siva Kumar, S. Rama Sree & J. Devi

Conference paper | First Online: 24 July 2018

840 Accesses | 6 Citations

Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 712)

Abstract

Nowadays, many software companies face the problem of predicting the accurate software effort. Most of the software projects are failed due to over budget and over schedule as well as under-budget and under-schedule. The main reason for the failure of software projects is inaccurate effort estimation. To improve the accuracy of effort estimation, various effort estimation techniques are introduced. Functional points, object points, use case points, story points, etc., are used for effort estimation. Earlier, traditional process models like waterfall model, incremental model, spiral model, etc., are



PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPalem - 533 437

Author information

Authors and Affiliations

K L University, Vaddeswaram, Guntur, India

Ch. Prasada Rao & P. Siva Kumar

Aditya Engineering College, Surampalem, India

S. Rama Sree & J. Devi

Corresponding author

Correspondence to Ch. Prasada Rao.

Editor information

Editors and Affiliations

**Department of Electronics and Communication
Engineering, Shri Ramswaroop Memorial Group
of Professional Colleges, Lucknow, Uttar
Pradesh, India**

Prof. Dr. Vikrant Bhateja

**Departamento de Engenharia Mecânica,
Universidade do Porto, Porto, Portugal**

Dr. João Manuel R.S. Tavares

**Department of Computer Science and
Engineering, JNTUH College of Engineering
Hyderabad (Autonomous), Hyderabad,
Telangana, India**

Dr. B. Padmaja Rani

**Department of Computer Science and
Engineering, JNTUH College of Engineering
Hyderabad (Autonomous), Hyderabad,
Telangana, India**

Dr. V. Kamakshi Prasad

26/4/20
PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 523 412

Rights and permissions

Reprints and Permissions

Copyright information

© 2018 Springer Nature Singapore Pte Ltd.

About this paper

Cite this paper

Prasada Rao, C., Siva Kumar, P., Rama Sree, S., Devi, J.
(2018). An Agile Effort Estimation Based on Story Points
Using Machine Learning Techniques. In: Bhateja, V.,
Tavares, J., Rani, B., Prasad, V., Raju, K. (eds) Proceedings of
the Second International Conference on Computational
Intelligence and Informatics . Advances in Intelligent
Systems and Computing, vol 712. Springer, Singapore.

https://doi.org/10.1007/978-981-10-8228-3_20

[.RIS](#) [.ENW](#) [.BIB](#)

DOI

https://doi.org/10.1007/978-981-10-8228-3_20

Published	Publisher Name	Print ISBN
24 July 2018	Springer, Singapore	978-981-10- 8227-6

Online ISBN	eBook Packages
978-981-10- 8228-3	<u>Engineering</u> <u>Engineering (R0)</u>

S. H.
PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPAL
522 427



Conference proceedings | © 2019

Smart Intelligent Computing and Applications

Proceedings of the **Second International Conference on SCI 2018**, Volume 1

Editors: Suresh Chandra Satapathy, Vikrant Bhateja,
Swagatam Das

Presents research papers on design of smart
computing and information systems

Focuses on various innovation paradigms in system
knowledge, intelligence and sustainability

Covers novel concepts of memetic computation
memes, memeplexes, meta-memes in computing and
high-order evolution

Part of the book series: Smart Innovation, Systems
and Technologies (SIST, volume 104)

55k Accesses | 171 Citations | 1 Altmetric

Sections

[Table of contents](#)

[About this book](#)



PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPalem - 533 437



Smart Intelligent Computing and Applications pp 559–569

PSO Algorithm Support Switching Pulse Sequence ISVM for Six-Phase Matrix Converter-Fed Drives

Ch. Amarendra  & K. Harinadha Reddy

Conference paper | First Online: 02 October 2018

748 Accesses | 1 Citations

Part of the Smart Innovation, Systems and Technologies book series (SIST, volume 104)

Abstract

A matrix converter (MC) is an array of power electronic switches that are directly connected from input to output. The six-phase matrix converter (SPMC) is an advanced power electronic converter having three-phase input and six-phase output. The SPMC provides the six-phase output for the six-phase applications. In this paper, the SPMC is operated with the indirect space vector modulation (ISVM). This ISVM is unable to bring the harmonic content below standard value. The value of harmonics should be less than 5% as per the standard IEEE value. The optimization technique is able to reduce the harmonic content in the output



PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

Space vector control of 5-phase PMSM supplied by 5 H-bridge VSIs. In: Conference on Modeling and Simulation of Electric Machines, Converters and Systems (ElectrIMACS'02), Montreal, Canada (2002)

12. Aware, M.V.: Six-phase inverter operation with space vector pulse-width modulation for a symmetrical single neutral load. Electr. Power Compon. Syst. **41**(16), 1635–1653 (2013)
-

Author information

Authors and Affiliations

Department of EEE, Koneru Lakshmaiah Education Foundation, Vaddeswaram, Guntur, AP, India

Ch. Amarendra

Department of EEE, Lakireddy Bali Reddy College of Engineering (A), Mylavaram, Krishan District, AP, India

K. Harinadha Reddy

Department of EEE, AEC, Surampalem, AP, India


Ch. Amarendra

Corresponding author

Correspondence to Ch. Amarendra.

Editor information

Editors and Affiliations


PRINCIPAL
ADITYA ENGINEERING COLLEGE
SURAMPALEM - 533 437

**School of Computer Engineering, KIIT Deemed
to be University, Bhubaneswar, Odisha, India**

Dr. Suresh Chandra Satapathy

**Department of Electronics and Communication
Engineering, Shri Ramswaroop Memorial Group
of Professional Colleges, Lucknow, Uttar
Pradesh, India**

Prof. Dr. Vikrant Bhateja

**Electronics and Communication Sciences Unit,
Indian Statistical Institute, Kolkata, West Bengal,
India**

Prof. Dr. Swagatam Das

Rights and permissions

Reprints and Permissions

Copyright information

© 2019 Springer Nature Singapore Pte Ltd.

About this paper

Cite this paper

Amarendra, C., Harinadha Reddy, K. (2019). PSO Algorithm Support Switching Pulse Sequence ISVM for Six-Phase Matrix Converter-Fed Drives. In: Satapathy, S., Bhateja, V., Das, S. (eds) Smart Intelligent Computing and Applications . Smart Innovation, Systems and Technologies, vol 104. Springer, Singapore. https://doi.org/10.1007/978-981-13-1921-1_55

[.RIS](#) [.ENW](#) [.BIB](#)

DOI

Sub
PRINCIPAL
ADITYA ENGINEERING COLLEGE
SUR
1437

https://doi.org/10.1007/978-981-13-1921-1_55

Published	Publisher Name	Print ISBN
02 October 2018	Springer, Singapore	978-981-13- 1920-4


Online ISBN	eBook Packages
978-981-13- 1921-1	<u>Engineering</u> <u>Engineering (R0)</u>

Not logged in - 106.208.7.48

Not affiliated

SPRINGER NATURE

© 2022 Springer Nature Switzerland AG. Part of Springer Nature.


PRINCIPAL
ADITYA ENGINEERING COLLEGE
SUR